

CMS Pixel Detector: Performance and Prospects towards SLHC

Hans-Christian Kästli, PSI

VIth International Meeting on Front End Electronics for High Resolution Tracking for High Energy, Nuclear, Medical and Space Applications

Perugia, 17. May 2006



Outline

- •Brief introduction to CMS pixel architecture
- •Brief review of architecture inherent data loss mechanisms
- •Compare expectations to actual measurements in high rate beam and X-ray box
- •Show limitations for very high particle fluences, beyond LHC
- •Sketch possible extensions of pixel front end on different levels of complexity according to different levels of particle fluence



Context for this presentation

It is not yet known how the upgraded CMS tracker will look like. Different ideas are around

Will need to replace most of the strip tracker through some kind of pixelated detectors

,Soft' upgrade scenario conceivable (personal believe). LHC probably will not increase luminosity by one order of magnitude in one go. There could be a time with 2-3 times LHC luminosity

Have to replace existent pixel layers due to radiation damage anyway. Can possibly replace by same modules with improved or extended readout chips (very little extra effort)

Improved readout chips could be used as is for outer layers, as a guide to make new architectures or not at all...



CMS Pixel Detector



2 endcap disks: $z=\pm 34.5$ cm and ± 46.5 cm 3 barrel layers: $r \approx 4.3$, 7.2 and 11 cm total area: 0.28m² total area: 0.78m²

Mean pixel fluence for inner disks: for 4cm barrel layer:

31 MHz/cm² 115MHz/cm²

H.C. Kästli, PSI







Module readout scheme





Readout Chip PSI46V2

0.25 mm technology

Pixel size 100x150µm²

4160 pixels in array of 52x80

Pixels organized in double columns.

Column drain architecture

Size of double column periphery: 900μm. **Mainly due to time** stamp and data buffers (800μm)

Chip periphery contains voltage regulators, fast I²C interface, 28 DACs for chip settings





Column drain architecture

sketch of a double column



- •Zero suppression in pixel cell
- •Pixel hit information transferred to time stamp and data buffers
- •Kept there during L1 trigger latency
- •Double column resets after readout ☐ loosing history (trigger latency)
- •Serial readout: Controlled through readout token passing from chip to chip and double column to double column. Chips daisy chained 8 (16) ROCs.



Data loss mechanisms





Testbeam measurements @ PSI

- •300 MeV/c $\pi^+ \sim$ MIPs, but too much multiple scattering for resolution studies
- •variable intensity, up to 100 MHz/cm² illumination of a **full module**
- **•**50 MHz beam structure (close enough to LHC)
 - chips could run at 50 MHz, but peaking time not adequate
 - operate module on synchronized 40 MHz clock
 - allow triggers only every 4^{th} bunch (CMS: ≥ 3 separation)
- ■no B-field
 - smaller clusters, no 1:1 translation of intensities btw beam and LHC



Testbeam measurements @ PSI





Measured inefficiency

Plot shows

•Simulation

•Beam measurements for different thresholds (~2200-4200 electrons)

•Measurements with calibration pulse injection on top of beam induced activity

•Good agreement for high intensities

•For low intensities: pions show 1-2% more inefficiency than expected from simulation

■Cal injects agree fairly well O(0.1%)

Sensor effects?

•Radiation damage? (module has seen 0.5×10^{14} pions)

•Bump yield ?

•Ongoing measurements with new module indicate ~0.2% inefficiency at low intensity (2MHz/cm²)





Beyond LHC: measurement in X-ray box





Contributions to data loss

Entirely dominated bytimestamp buffer overflows

 In experiment also data buffer overflow (higher pixel multiplicity)

•Steep rise of inefficiency due to buffer limitations

Extension of buffer sizes is trivial (no R&D)





Influence of <u>buffer size</u>, 4cm layer



•Present system: 12 time stamp buffers, 32 data buffers. Average pixel multiplicity:2.2

•For $2.5 \times 10^{34} \text{ cm}^{-2} \text{s}^{-1}$ need to double buffer sizes

•For 10x10³⁴cm⁻²s⁻¹ would need 60 timestamp buffers and 190 data buffers (average pixel multiplicity: 2.6).



Enlarging the chip periphery

maximum ROC size

Maximum allowed increase of chip size is 800μ m This would allow doubling of buffer size in current 0.25 μ m ROC (no R&D). Design ready in 1 month Another factor 1.3 if going to 180nm technology. 1 year of R&D

Could reach 60/190 buffers in 130nm technology. But major R&D project. 2-3 years





Other inefficiencies for 4cm layer



Simulations without buffer limitations

•Inefficiency < 7% up to $2.5 \times 10^{34} \text{ cm}^{-2} \text{s}^{-1}$

(as before)



Inefficiency vs radius for 10x10³⁴cm⁻²s⁻¹



•Cannot operate < 7cm



Conclusions

- Expected data loss in present pixel system agrees well with measurements up to very high track rates
- Main source of data loss beyond 10³⁴ cm⁻²s⁻¹ are buffer overflows
- Different ,soft' upgrade stages considered:
 - Doubling buffer sizes in present 0.25µm ROCs possible. This allows moderate upgrade up to ~2x10³⁴cm⁻²s⁻¹ @ 4cm (1 month R&D)
 - For higher rates need to go to 180nm technology (1 year R&D)
 - Cannot handle 10xLHC rate @ 4cm. Minimum is r≈7cm or 5x10³⁴cm⁻²s⁻¹ @ 4cm with ineff.<5%
- This assumes the trigger latency stays about the same (3.2µs). If it gets larger, need larger buffers->130nm technology (major R&D project, 2-3 years)