A high performance beam hodoscope for the P326 experiment at CERN

Presented by Giovanni Anelli for the Gigatracker Working Group CERN – Physics Department – Microelectronics Group giovanni.anelli@cern.ch



- What are P326 and the Gigatracker
- The specifications
- Timing resolution: can we achieve 200 ps?
- General chip architecture, data rate
- Radiation effects (chip + detector)
- Layout considerations: how to cover the beam area?
- Conclusions



Outline

What are P326 and the Gigatracker

- The specifications
- Timing resolution: can we achieve 200 ps?
- General chip architecture, data rate
- Radiation effects (chip + detector)
- Layout considerations: how to cover the beam area?
- Conclusions



Proposed experiment to measure rare kaon decays at the CERN Super Proton Synchrotron (SPS):

 $\mathsf{K^{+}} \Rightarrow \pi^{+} \, \nu \overline{\nu}$

This is a very rare event: the branching ratio is $\sim 10^{-11}$. Many more probable competing events have to be suppressed. The experiment aims at:

- Collecting ~ 5 x 10¹² kaon decays per year
- Collecting ~ 100 events at the SPS by 2010
- Using the NA48 beamline

(Last) Experiment Layout



FEE 2006, Perugia, 17th-20th May 06

P326



Duties of the Gigatracker

- Provide momentum measurement (stations 1 and 2)
- Tracking of particles up to the decay tank (stations 2 and 3)
- Provide time information to make a tight kaon-pion time coincidence with a fast hodoscope (CHOD) downstream
- Present a minimum disturbance for the beam (low material!)





Outline



- What are P326 and the Gigatracker
- The specifications
- Timing resolution: can we achieve 200 ps?
- General chip architecture, data rate
- Radiation effects (chip + detector)
- Layout considerations: how to cover the beam area?
- Conclusions



The Gigatracker Specifications

The Gigatracker is an "object" which has to:

- Track 1 billion particle per second
 - High data rate
- > Over a surface of ~ 17 cm²
 - Might be difficult to be covered uniformly with silicon ICs
- > With a time resolution on the track of 140 ps (200 ps per station)
 - Very difficult with thin silicon detectors
- > With a spatial resolution of 100 μ m
 - Not a problem with silicon
- > With a minimum material budget (~ 0.4 % X_0 per station)
 - Very difficult
- In vacuum and in a harsh radiation environment
 - I know more pleasant environments, especially for the detector

Can we meet the specifications using the Hybrid Pixel Detector Technology?

FEE 2006, Perugia, 17th-20th May 06



Outline

- What are P326 and the Gigatracker
- The specifications
- Timing resolution: can we achieve 200 ps?
- General chip architecture, data rate
- Radiation effects (chip + detector)
- Layout considerations: how to cover the beam area?
- Conclusions



The best achievable timing resolution σ_{t} depends on:

- Electronic noise (σ_{n_out})
- Signal slope
 - Signal amplitude
 - Signal speed

 $\frac{\sigma_{n_out}}{dv_{out}(t)}$ dt





Silicon detector signal amplitude

The amount of charge deposited follows the Landau distribution. Thicker detectors give more signal!





Silicon detector speed

The carrier speed depends on the carrier type, on the applied bias voltage and on the detector temperature





Signal shape example: we assume an over depleted detector



FEE 2006, Perugia, 17th-20th May 06



If we want to collect all the charge (not to loose signal) we do have to make the electronics slower than the detector



FEE 2006, Perugia, 17th-20th May 06



Detector capacitance

The detector capacitance is a function of the detector thickness t_{det} and of the pixel size. The capacitance of each pixel (C_{det}) has a component dependent on the pixel area and one on the pixel perimeter. The latter is normally quite important and has a very little dependence on t_{det} .



FEE 2006, Perugia, 17th-20th May 06



Detector leakage current

If the dominating component of the leakage current comes from the bulk (as it should be), the leakage current of each pixel I_{leak} varies linearly with the volume of the pixel.



 $I_{\text{leak}} \propto (\text{pixel size}) \cdot t_{\text{det}}$

FEE 2006, Perugia, 17th-20th May 06



- Electric field in the detector: 10⁴ V/cm
- Max power dissipation allowed: 1.2 W/cm²
- Only 30% of the power per pixel goes into the input transistor
- Minimum signal: Minimum of the Landau divided by 2 to take into account the charge sharing
- Technology considered: IBM 0.25 μm and IBM 0.13 μm CMOS (similar results obtained)
- All the calculations done in the following take into account the variations of C_{gs} and g_m depending on the transistor working region
- We always chose the shaping time equal to the hole collection time (this for the best timing resolution)



Optimum pixel size

Before irradiation the leakage current is normally very low, and at short shaping times the noise is dominated by the white noise components.





$$I_{leak}$$
 = 10 pA, C_{det} = 200 fF, I_{DS} = 130 μ A



FEE 2006, Perugia, 17th-20th May 06



Optimum pixel size (2)

For higher leakage currents (after irradiation) the parallel noise component (ENC_p) become also very important, as we can see in the plots at room temperature.

Only cooling down we go (almost) back to the case in which the noise is dominated by the white noise.



Conclusion: 300 μm by 300 μm pixel size seems a good choice. It is close to the optimum and it gives the necessary spatial resolution. But we have to cool down the detector after irradiation! Conclusion 2: very small pixels not the best (for a constant power budget)!

FEE 2006, Perugia, 17th-20th May 06



$$I_{leak}$$
 = 10 nA, C_{det} = 200 fF, I_{DS} = 130 μ A



FEE 2006, Perugia, 17th-20th May 06



For low leakage currents we are dominated by white noise, which decreases increasing the shaping time



$$\sigma_{t} = \frac{\mathsf{ENC} \cdot \tau_{p}}{\mathsf{Q}_{in}}$$

 τ_p increases linearly with the detector thickness, Q_{in} almost linearly.



Optimum detector thickness (2)

For high leakage currents (like for an irradiated detector at room temperature) increasing the shaping time does not decrease the noise anymore!



Conclusion: a 200 μ m thick detector is a good choice. This gives the required timing resolution (also after irradiation) and low material budget. A cooled thicker detector would be better from the timing resolution point of view.

FEE 2006, Perugia, 17th-20th May 06



The time walk



Time walk

We are investigating several ways to compensate for this:

- Zero crossing or constant fraction discriminators
- Time over threshold techniques

This is clearly a key issue which has to be solved!

FEE 2006, Perugia, 17th-20th May 06



Outline

- What are P326 and the Gigatracker
- The specifications
- Timing resolution: can we achieve 200 ps?
- General chip architecture, data rate
- Radiation effects (chip + detector)
- Layout considerations: how to cover the beam area?
- Conclusions



And after the discriminator what?



To compensate for the time walk one can use t_1 and t_3 (TOT). t_1 and t_2 is even better, because the slope of t_2 is bigger and we keep the "bus" busy for a shorter time (important for the efficiency).



To measure the time one possibility is to use a Timeto-Digital Converter (TDC) per group of pixels.

How many pixels can we connect to the same TDC for a given efficiency?

FEE 2006, Perugia, 17th-20th May 06



TDC Inefficiency

For 1 GHz total rate, 300 µm by 300 µm pixels and a beam area of 36 mm by 48 mm the average rate per pixel is 52 kHz. The probability of having two pixels (connected to the same TDC) hit in a time interval ∆T depends on the total number of pixels N going to the same TDC. For a 1% inefficiency and an average rate of 52 kHz we have:





Let's assume a matrix of 32 columns and 60 rows (9.6 mm by 18 mm)

How many bits per hit?

 t_1 7 bits (10 ns / 128 = 78 ps) t_2 7 bits Longer time 7 bits (10 ns * 128 = 1.28 μ s) Pixel address 11 bits

32 bits per hit

What is the data rate per chip?

The average rate per chip is ~ 100 MHz 100 MHz * 32 bits gives 3.2 Gbit/s!!!

Transmitting this amount of data in principle should not be a big problem. But how well can a Gbit/s transmitter coexist on the chip together with all the rest? Is substrate noise an issue?

We are working on test structures to better understand this (possible) problem.

FEE 2006, Perugia, 17th-20th May 06



Outline

- What are P326 and the Gigatracker
- The specifications
- Timing resolution: can we achieve 200 ps?
- General chip architecture, data rate
- Radiation effects (chip + detector)
- Layout considerations: how to cover the beam area?
- Conclusions



Using a CMOS technology we have to worry "only" about TID effects and SEEs

• In the Microelectronics Group at CERN we have developed layout techniques which allow solving the most disturbing TID effects and the Single Event Latch-up (SEL) issue

• Single Event Gate Rapture (SEGR) never occurs in advanced CMOS processes

• Single Event Upset (SEU) still remains an issue. We will have to protect the most critical digital blocks against it (special circuit architecture, redundancy, ...)



This is a serious problem.

The flux integrated over 100 working days is:

- Average: 2.7.10¹³ 1 MeV neutrons/cm²
- Center: 8.9-10¹³ 1 MeV neutrons/cm²

We need a low leakage current and, for speed, we need to operate the detector well over depleted.

It will therefore be mandatory to operate the detector at low temperatures, and we might need to change the stations from time to time.



- What are P326 and the Gigatracker
- The specifications
- Timing resolution: can we achieve 200 ps?
- General chip architecture, data rate
- Radiation effects (chip + detector)
- Layout considerations: how to cover the beam area?
- Conclusions



Best option for min material budget



FEE 2006, Perugia, 17th-20th May 06



Intermediate option



In this case the problem of the power distribution is reduced but we still have a very small area for all the rest of the circuits, a very long chip and we have a non uniform material budget in the centre of the beam!

Possible best overall choice?



This solution still has non uniformities in the material budget (but not in the beam centre). On the other hand it gives:

- Power distribution on two sides of the chip
- More area for the circuits not in the matrix
- A smaller chip (better yield, lower cost)

FEE 2006, Perugia, 17th-20th May 06

P326



- The specifications have been discussed in detail and are now quite clear (but more simulations are needed on the material budget issue)
- The most difficult issues to be solved are:
 - > The timing resolution (time walk)
 - > The high data rate
 - > The chip size (power distribution, non uniformities...)
 - Cooling
 - Detector radiation hardness

The project looks very challenging but... FEASIBLE!

SPARE SLIDES

FEE 2006, Perugia, 17th-20th May 06



The signal from the detector will be amplified by a charge amplifier.

- The noise deteriorating the time resolution is mainly due to the noise of the amplifier input transistor and to the detector leakage current shot noise (parallel noise).
- In CMOS technologies, the transistors have mainly two noise components:
- 1. Channel thermal noise (white noise)
- 2. 1/f noise

In the following, we will express the noise at the input of the amplifier as an Equivalent Noise Charge (ENC)

FEE 2006, Perugia, 17th-20th May 06

Electronic Noise (2)



FEE 2006, Perugia, 17th-20th May 06

dt

P326

 τ_p



Electronic Noise (3)





Signal to Noise Ratio (SNR)

The requirement on low noise given by the timing resolution normally gives a very good SNR. Increasing the detector thickness we increase the input signal and decrease the noise (if the white noise is dominant).





When the parallel noise (from the leakage current) becomes also important, the SNR still increases for thicker detectors (the input signal increases), but at a slower pace (the noise decreases less or increases).



FEE 2006, Perugia, 17th-20th May 06



Integrating analog blocks on the same chip with digital circuits can have some serious implications on the overall performance of the circuit, due to the influence of the "noisy" digital part on the "sensitive" analog part of the chip.

The switching noise originated from the digital circuits can be coupled in the analog part through: v_{pp}

- The power and ground lines
- The parasitic capacitances between interconnection lines
- The common substrate

The substrate noise problem is the most difficult to solve.



Noise reduction techniques

- Quiet the Talker. Examples (if at all possible !!!):
 - > Avoid switching large transient supply current
 - Reduce chip I/O driver generated noise
 - Maximize number of chip power pads and use on-chip decoupling
- Isolate the Listener. Examples:
 - Use on-chip shielding
 - Separate chip power connections for noisy and sensitive circuits
 - > Other techniques depend on the type of substrate. See next slide
- Close the Listener's ears. Examples:
 - Design for high CMRR and PSRR
 - Use minimum required bandwidth
 - Use differential circuit architectures
 - Pay a lot of attention to the layout



There are mainly two types of wafers:

- 1. Lightly doped wafers: "high" resistivity, in the order of 10 Ω -cm.
- 2. Heavily doped wafers: usually made up by a "low" resitivity bulk (~ 10 m Ω /cm) with a "high" resistivity epitaxial layer on top.

TSMC, UMC, IBM and STM (below 180 nm) offer type 1



To minimize the impact of disturbances coming from the substrate on the sensitive analog blocks, we have mainly three ways:

• Separate the "noisy" blocks from the "quiet" blocks. This is effective especially in uniform lightly doped substrates. For heavily doped substrates, it is useless to use a separation greater that about 4 times the epitaxial layer thickness.

• In n-well processes, p+ guard rings can be used around the different blocks. Unfortunately, this is again effective mainly for lightly doped substrates. Guard rings (both analog and digital) should be biased with separate pins.

• The most effective way to reduce substrate noise is to ground the substrate itself in the most "solid" possible way (no inductance between the substrate and ground). This can be done using many ground pins to reduce the inductance, or, even better, having a good contact on the back of the chip (metallization) and gluing the chip with a conductive glue on a solid ground plane.

• Separate the ground contact from the substrate contact in the digital logic cells, to avoid to inject the digital switching current directly into the substrate.

FEE 2006, Perugia, 17th-20th May 06



The two most important phenomena to be considered are ionization and nuclear displacement.

Neutrons give origin mainly to nuclear displacement.

Photons give ionization.

Charged hadrons and heavy ions give both at the same time.

For ionization we talk about Total Ionizing Dose (TID), for nuclear displacement about Fluence

In our case the beam will be made of π^+ (60%), p (20%), e⁺ (14%), K⁺ (6%)

