3D Integrated Circuits for HEP

Ray Yarema

Sixth International Meeting on Front End Electronics Perugia, Italy May 17-20, 2006

Introduction

- 3D integrated circuits is becoming a topic of interest in many technical journals and conferences. ^{1,2} (Note: As you will see, this is different than 3D detectors often described in the HEP literature.)
- This work can provide new opportunities for us to explore issues such as:
 - Low mass
 - High density
 - Increased functionality
- This talk will present
 - An overview of 3D IC principles
 - Three examples of 3D ICs
 - A design showing a 3D circuit for HEP

What is a 3D Integrated Circuit?

- A 3D chip is comprised or 2 or more layers of semiconductor devices which have been thinned, bonded together, and interconnected to form a "monolithic" circuit.
- Frequently, the layers (also called tiers) are comprised of devices made in different technologies.



Why Consider 3D Now?

- The move to 3D is being driven entirely by industry needs.
 - In submicron processes, RC delay is a limiting factor in performance improvement.
 - Low k dielectrics to reduce C have been difficult to implement.
 - Circuit overhead is taking a larger fraction of the chip area.
- 3D is discussed in the ITRS (International Technology Roadmap for Semiconductors) as an approach to improve circuit performance and permit continuation of Moore's Law.

What are the Advantages?

- Going 3D reduces trace length
 - Reduces R, L, C
 - Improves speed
 - Reduces interconnect power, crosstalk
- Reduces chip size
- Processing for each layer can be optimized
- MAPS as an example
 - 100% diode fill factor
 - Four-side abuttable devices





2D Routing (large chip)

3D Routing (small chip)

Who is Working on 3D ICs?

USA: Albany Nanocenter U. Of Kansas, U of Arkansas Lincoln Labs, AT&T MIT,RPI, RTI, TI IBM, Intel, Irvine Sensors Micron, Sandia Labs Tessera, Tezzaron, Vertical Circuits, Ziptronix



Asia: ASET, NEC, University of Tokyo, Tohoku University, CREST, Fujitsu, ZyCube, Sanyo, Toshiba, Denso, Mitsubishi, Sharp, Hitachi, Matsushita, Samsung

Europe: Fraunhofer IZM, IMEC Delft, Infineon, Phillips, Thales, Alcatel Espace, NMRC, CEA-LETI, EPFL, TU Berlin

Groups are Pursuing Different Options

- The different organizations are taking many different approaches to 3D fabrication.³
- The approaches can be divided into 2 general categories:
 - Wafer to wafer bonding
 - Die to wafer bonding



Wafer to wafer bonding



Die to wafer bonding

Advantages and Disadvantages

- Wafer to wafer bonding approach
 - Advantages
 - All work generally handled by one fabricator
 - Thinner tiers with shorter vias are possible
 - Disadvantages
 - Dies must be same size
 - Precise alignment across wafer is essential.
 - Yield is reduced with the number of layers.
- Die to wafer bonding approach
 - Advantages
 - Different vendors can be used for different tiers
 - Known good die can be used to improve yield
 - Disadvantages
 - More handling of individual parts

Four Key Technologies for 3D ICs ⁴

- Bonding between layers
 - Oxide to oxide fusion
 - Direct copper fusion
 - Copper/tin bonding
 - Polymer bonding
- Wafer thinning
 - Grinding, lapping, etching, and CMP
- Through wafer via formation and metallization
 - With isolation
 - Without isolation
- High precision alignment
 - Less than 1 micron

Bonding Techniques







Direct silicon fusion bonding

Mechanical bond

Exceptionally flat and clean surfaces are necessary.

Pressure and temperature used to fuse wafers.

Plasma treated surfaces reduce bonding temperature to 300 ^OC.

Copper to copper fusion bonding

Electrical + mech.

Very high degree of planarity is needed.

Full contact is necessary

Large area of copper generally used to mate surfaces.

Bonding done at 400 ^OC

Copper-tin eutectic bonding

Electrical + mech.

Tin is added to form eutectic bond at a lower temperature (250 ^{O}C).

Large area of copper generally used.

Can be used to encapsulate bonds.

Adhesive (BCB) bonding

Mechanical bond

BCB

Typical adhesive polymer used is BCB.

Most tolerant of uneven bonding surfaces such as non-planarized surfaces.

Low adhesive temperature may affect later procesing steps.

May 2006

Wafer Thinning

- Depending on the approach used, thinning of individual tiers may be done before or after bonding to another tier.
- Thinning is generally done by grinding and lapping followed by etching (plasma or wet) and CMP (chemical mechanical polishing)
- Wafers are routinely thinned to 50 μm in production and thinning to 6 μm has been done.
- Several articles have been published showing little or no degradation of parts thinned to 12 to 25 $\mu m.$ 5,6
- At Fermilab we are presently thinning FPIX2 parts to various thicknesses down to 15 μm to study performance issues.

Thinning Approaches

Thinning before bonding tiers



Mount Tier 1 ROIC wafer on handle wafer using BCB, thin to desired thickness. Mount thinned ROIC wafer to tier 2 substrate and remove handle wafer.

Thinning after bonding tiers



After bonding tier 2 to tier 1, tier 2 is thinned to the desired thickness before further processing

Thinned Wafers



Thinned wafer mounted on Quartz handle wafer (MIT Lincoln Labs)



Wafer thinned to 50 microns (leti)

Wafer Via Formation

- Two different techniques are used for via formation depending on the type of the substrate.
 - For vias in silicon (CMOS), the Bosch process (SF₆) is used to etch very deep vias (up to 400 um) with nearly vertical side walls.⁷
 - For vias in oxide (SOI), a standard plasma etching process is used, resulting in tapered side walls
- Isolation
 - In CMOS wafers, the via walls must be insulated (C_4F_8) before filling with metal
 - In SOI wafers, no passivation is necessary (advantage for SOI)
- Vias are filled TiN/Cu or tungsten
- Vias as small as 1.5 um have been made

Via Formation



SEM of 3 vias made with Bosch process ⁷



Close-up of walls with/without Scallops in Bosch process ⁷ May 2006



Tapered wall using high density plasma oxide etch (MIT Lincoln Labs)

FEE 2006

Alignment

- Need wafer-towafer alignment accuracy compatible with a submicron 3D Via
- Tools used based on modern IC wafer stepper technology
- 0.5 µm 3-sigma overlay demonstrated at MIT LL.



May 2006

3D Projects of Interest to HEP

- RTI International and DRS Technologies
 - Example 1: 3D Infrared Focal Plane Array ⁸
 - 30 µm pixels
 - 3 tiers of electronics
- MITLL
 - Example 2: Megapixel CMOS Imager Fabricated in Three Dimensional Integrated Circuit ⁹
 - 8 µm pixels
 - 3 tiers of electronics
 - Example 3: Laser Radar Imager based on 3D Integration of Geiger Mode Avalanche Photodiodes with Two SOI Timing Circuit Layers. ¹⁰
 - 30 µm pixels
 - 3 tiers of electronics

3D Infrared Focal Plane Array

HgCdTe

Analog IC

Digital IC

- 256 x 256 array with 30 μm pixels
 - 3 Tiers

•

- HgCdTe (sensor)
- 0.25 µm CMOS (analog)
- 0.18 µm CMOS (digital)
- Die to wafer stacking
- Polymer adhesive bonding
- Bosch process vias (4 μm) with insulated side walls
- 99.98% good pixels
- High diode fill factor



FEE 2006



Diodes

0.25 µm

0.18 µm

CMOS

CMOS

VISA Vias

Infrared image

May 2006

3D Megapixel CMOS Image Sensor

- 1024 × 1024, 8 μ m pixels ^{7 μ m}
- 2 tiers
- Wafer to wafer stacking (150 mm to 150 mm)
- 100% diode fill factor
- Tier 1 p⁺n diodes in >3000 ohm-cm, n-type sub, 50 μm thick
- Tier 2 0.35 um SOI CMOS, 7 μ m thick
- 2 μm square vias, dry etch, Ti/TiN liner with W plugs
- Oxide-oxide bonding
- 1 million 3D vias
- Pixel operability >99.999%
- 4 side abuttable array







Image

May 2006

3D Laser Radar Imager

- 64 x 64 array, 30 μ m pixels ٠
- 3 tiers ٠

May 2006 Schematic

- 0.18µm SOI
- 0.35 µm SOI
- High resistivity substrate diodes

circuit

- Oxide to oxide wafer bonding ٠
- 1.5 μ m vias, dry etch ٠
- Six 3D vias per pixel ٠

VISA APD Pixel Circuit (~250 transistors/pixel)



Two Projects Using 3D Concepts at Fermilab

- Investigate 3D thinning and bonding techniques with existing CMOS devices
 - BTEV pixel (FPIX) readout chips
 - BTEV pixel detectors
- Participate in 3 tier multi-project run
 - Design prototype pixel array with full readout for ILC

1) Study 3D Processes with Existing Wafers

- Thin pixel ROIC (50 x 400 um pixels) as small as possible (down to 15 um) and study performance. (parts have been thinned, testing to begin soon).
- Add Cu/Sn to ROIC pads and Cu to detector pads.
- Perform die to wafer bonding.
- Evaluate eutectic bonding technique
 - Can be used for face to face or face to back connections.
 - Face to face bonding could be fine pitch (15 um) alternative to bump bonding.
- Issues
 - Cu generally covers large fraction of mating surface area.
 - The Cu bond is typically 10 um thick which is about 0.07% of $X_{0.}$
 - Study reduction of copper coverage to less than 10% of surface area.
- Process used by IZM, RTI, and others



2) Design of Pixel Readout Chip for ILC

- ILC Maximum hit occupancy
 - Assumed to be 0.03 particles/crossing/mm²
 - Assume 3 hits pixels/particle (obviously this depends somewhat on pixel size and charge spreading)
 - Hit rate = 0.03 part./bco/mm² x 3 hits/part. x
 2820 bco/train = 252 hits/train/mm². ¹¹
- Propose digital read out approach
 - Want better than 5 μ m resolution
 - A square 15μ m cell gives $15/3.46 = 4.3\mu$ m.

Sparsification and Time Stamping

- Sparsification is highly desirable to reduce the volume of data being transmitted off any chip and to reduce the digital power dissipated in the chip.
- Although the occupancy is relatively low, Time Stamping is necessary to define when a hit in a given area occurred in order to reconstruct a hit pattern in association with data from other detectors.

Required Pipeline Depth

- Occupancy for single 15 μ m x 15 μ m pixel
 - Occupancy = 250 hits/mm² (15µm x 15µm)
 = 0.056 hits/bunch train
 - Chance of a single cell being hit twice in a bunch train = .056 x .056 = .0031 = 0.3%
 - Therefore, with a depth of only one, 99.7% of hits are recorded unambiguously.
- For comparison, occupancy in a 4 x4 array of 15 um pixels would require a 3 deep time stamp buffer and provide 98.6% efficiency.

Chip Design Choices

- Use token passing scheme developed for BTEV pixel and silicon strip RO chips to sparsify data output.
- Divide the bunch train into 32 time slices. Each pixel stores one time stamp equivalent to 5 bits of time information.
- Do not store pixel addresses in the pixel cell.
- Store the time stamp in the hit pixel cell.
- Minimize number of transistors/pixel as much as possible.
- For time being, consider independent pixel cell processing. Multiple cell processing (cell grouping) on multiple tiers could reduce the overall transistor count.

Pixel Time Stamping

Various MAPS schemes for ILC have suggested 20 time stamps to separate hits in the 2820 bunch train. Proposed 3D scheme using 32 time stamps.



Sparsified Readout Concept



May 2006

Sparsified Readout

- During acquisition, a hit sets a latch.
- Sparse readout performed row by row.
- To start readout, all hit pixels are disabled except the first hit pixel in the readout scan.
- The pixel being read points to the X address and Y address stored on the perimeter and at the same time outputs the Time Stamp information from the pixel.
- While reading out first address and time stamp, a token scans ahead looking for next pixel to readout.
- Chip set to always readout all pixels with X=1 address and last pixel in the array.
- Assume 1000 x 1000 array (1000 pixels/row)
 - Time to scan 1 row = .125 ns x 1000 = 125 ns (TSMC 0.25um)
 - Time to readout cell = 30 bits x 20 ns/bit = 600 ns
 - Plenty of time to find next hit pixel during readout

Readout Time

- Chip size = 1000 x 1000 pixels with 15 um pixels.
- Max hits/chip = 250 hits/mm² x 225 mm² = 56250 hits/chip.
- If you read all pixels with X=1, add 1000 pixels (small increase in readout data).
- For 50 MHz readout clock and 30 bits/hit, readout time = 57250 hits x 30 bits/hit x 20 ns/bit = 34 msec.
- Readout time is far less than the ILC allowed 200 msec. Thus the readout clock can be even slower or several chips can be put on the same bus.
- If CMOS is used, the output power is only dependent on the number of bits and not the length of time needed to readout.

Pixel Cell Block Diagram



May 2006

FEE 2006

Token Passing Scheme



Sparsified Timing Diagram



Timing for sparsified readout in first pixel row with hits at x = 1 and x = 990. Token out from pixel 990 gets passed to pixel x = 1, y = 2 to start readout in second row.

FEE 2006

3D Advantages

- High resistivity substrate for diodes
- Minimum charge spreading with fully depleted substrate
- 100% diode fill factor
- No limitation on PMOS usage
- SOI for low power
- Increased circuit density without going to smaller feature sizes
- 3D may be used to add layers above other MAPS currently under development.

Chip Fabrication

Multi-project run has 3 tiers each Fabricate Chip in MITLL Multiproject run, Oct 1, 2006. with 3 metal layers (3 transistor levels, 11 metal layers) **Reticule from previous** Multi-project run shown below Tier-3:SOI Tier-3: M1 W Tier 3 3D-Via Tier-3: M2 ~7 um WASH2 DNP Tier-3: M3 Corn_ti_DNP Bond Tier-2:SOI PURDUE_HAN_DNP ROUE_FIR_ON Tier-2: M4 W Tier 2 3D-Via ~7 um Tier-2: M2 BAS_sec3_DNP RPI_DNP NCSU_THERM_DNP **B** URDUE_TC_DNP lier-2: M3 JHU_AGA_DNP Idaho_DNF 2 DM Bond -UCLA_DNP Tier-1:M3 MIT_CAMP_DNP Tier 1 NCSULWIN_DNP MINN_DNP Corn_nrl_DNP ~7 um Tier-1:M2 TENN_ ICA_ DI CKT_DNP Tier-1:M1 Tier-1:SOI ETM1_DNP BAS_sec1_DNP ALE DNP 675-um Silicon Substrate May 2006 FEE 2006 35

Process flow for 3D Chip

- 3 tier chip (tier 1 may be CMOS)
 - 0.18 um (all layers)
 - SOI simplifies via formation
- Single vendor processing

1) Fabricate individual tiers

	888 888 000 000	
	Buried Oxide	
Wafer-2	Handle Silicon	
202 202 202	XXX XXX 200 200	200 200 200
	Buried Oxide	
Wafer-1	Handle Silicon	
May 2006		F

2) Invert, align, and bond wafer 2 to wafer 1 Wafer-2 Handle Silicon Buried Oxide Oxide ASSE ASSE 2007 2007 PORT PORT 19995 FARME FARME | 55555 | 55555 bond -----2002 2003 BRE 888 Wafer-1 3) Remove handle silicon from wafer 2, etch 3D Vias, deposit and CMP tungsten 3D Tier-2 0000 0000 **9888** 9888 Via Tier-1 Handle Silicon Wafer-1

> 4) Invert, align and bond wafer 3 to wafer 2/1 assembly, remove wafer 3 handle wafer, form 3D vias from tier 2 to tier 3



Conclusion

- Two different 3D electronics efforts are underway at Fermilab
 - Working with existing wafers
 - Thinning
 - Bonding
 - Design of a 3D pixel array with full readout for ILC
- 3D may open new opportunities for HEP
- 3D may be used as an add-on for current MAPS work

References

- 1) 3D Architectures for Semiconductor Integration and Packaging Conference, June 2005, Tempe Arizona.
- 2) "Introduction to 3D Integration", Kerry Bernstein, IBM, ISSCC 2006.
- Pixelated Architectures: Drives for 3D Integration Techniques", Ken Williams, 3D Architectures for Semiconductor Integration and Packaging, June 2005, Tempe Arizona.
- 4) "Future ICs Go Vertical", Philip Garrou, Semiconductor International, February 1, 2005.
- 5) "Impact of ultra-thinning on DC Characteristics of MOSFET Devices", S. Pinel, et. al., Eur. Phys. J. AP 17, 41-43, 2002.
- 6) "Characterization of Fully Depleted SOI Transistors after Removal of the Silicon Substrate", J. Burns, et. al., IEEE SOI Conference 2001.
- 7) "Through-Wafer Via Etching", A. Chambers, et. al., Advanced Packaging, April 2005.
- 8) "3-D Integration Technology Platform for High Performance Detector Arrays",
- D. Temple, et. al., public release from RTI International and DRS Technologies. 9) "Megapixel CMOS Image Sensor Fabricate in Three-Dimensional Integrated
- Circuit Technology", V. Suntharalingam, et. al., ISSCC 2005, pp 356-357.
- Laser Radar Imager Based on 3D Integration of Geiger-Mode Avalanche Photodiodes with Two SOI Timing Circuit layers", B. Aull, et. al., ISSCC 2006, pp 26-27.
- 11) Monolithic CMOS Pixel Detectors for ILC Vertex Detection", C. Baltay, et. al., ILC Workshop, April 3, 2006.