


Adapting CMOS Sensors to Future Vertex Detectors


Marc Winter (IReS/IPHC-Strasbourg)

OUTLINE

- Remarks on experimental trends ↪ Limits of existing devices for flavour tagging
- The solution of CMOS sensors:
 - ↪ Principle of operation – Advantages & Concerns – R&D directions – Typical performances
- Tracking detector applications foreseen: decided or ambitionned
- Current R&D frontier : signal processing architectures – radiation tolerance
- Summary



WHAT IS DRIVING THE R&D ON CMOS SENSORS ?



- Flavour tagging takes growing importance in understanding the dynamics underlying heavy ion and particle physics phenomena \mapsto **b, C, τ** tagging with **High Efficiency & Purity !**

► Ex: ILC physics programme \mapsto high performance flavour identification is a **MUST** for most events :

- **b, c, τ** contained in most final states:

$$t \rightarrow Wb; W \rightarrow c\bar{s}; Z \rightarrow b\bar{b}, c\bar{c}, \tau\bar{\tau}; \quad \chi^{\pm} \rightarrow W^{\pm}\chi^0; \chi_2^0 \rightarrow Z\chi_1^0;$$

\hookrightarrow use **b, c, τ** decays of **Z** and **W** bosons to enhance sensitivity to new physics:


▷ background rejection – measurements of $\text{Br}(\text{H}, \text{X}), A_{\text{FB}}, A_{\text{LR}}, \text{etc.}$

- assign EACH track to its vertex origin ($1^{ry}, 2^{ry}, 3^{ry}$) in a POLY-JET environment ($Q_{\text{Vx}}, E_{\text{flow}}$!)
- and establish links between 2^{ry} and 3^{ry} vertices \longrightarrow reconstruct decay chains:

$$e^+e^- \rightarrow t\bar{t} \rightarrow b\bar{b}WW \rightarrow \geq 6 \text{ jets}$$

$$e^+e^- \rightarrow t\bar{t}H \rightarrow b\bar{b}b\bar{b}WW \rightarrow \geq 8 \text{ jets}$$

$$e^+e^- \rightarrow HA \rightarrow t\bar{t}t\bar{t} \rightarrow b\bar{b}b\bar{b}WWWW \rightarrow \geq 12 \text{ jets}$$



▷▷▷ Aim for an ultra-light, very granular, poly-layer Vertex Detector installed very close to the interaction point


▷▷▷ Demanding running conditions (occupancy, radiation) !!!

▷▷▷ Existing technologies are not adequate:


✱ CCD (SLD): granular and thin BUT too slow and radiation soft

✱ Hybrid Pixel Sensors (Tevatron, LHC): fast and radiation hard BUT not granular and thin enough

▷▷▷ CMOS sensors are expected to provide an attractive trade-off between granularity, material budget, radiation tolerance and speed




PRINCIPLE OF OPERATION AND SPECIFIC FEATURES OF CMOS SENSORS




p-type low-resistivity Si hosting n-type "charge collectors"

- signal created in epitaxial layer (low doping):
 $Q \sim 80 \text{ e-h} / \mu\text{m} \mapsto \text{signal} \lesssim 1000 \text{ e}^-$
- charge sensing through n-well/p-epi junction
- excess carriers propagate (thermally) to diode with help of reflection on boundaries with p-well and substrate (high doping)




Specific advantages of CMOS sensors:

- ◇ Signal processing μ circuits integrated on sensor substrate (system-on-chip) \mapsto compact, flexible
- ◇ Sensitive volume (\sim epitaxial layer) is $\sim 10\text{--}15 \mu\text{m}$ thick \longrightarrow thinning to $\lesssim 30 \mu\text{m}$ permitted
- ◇ Standard, massive production, fabrication technology \longrightarrow cheap, fast turn-over
- ◇ As granular and thin as CCDs, BUT faster and more radiation tolerant




Basic Read-Out Architecture

Based on 3 transistor cell



V_{Q_integr}

V_{reset}



Restores potential to collection electrode

Column Select

Source follower buffering of collected charge

Row Bus Output

$\Delta v_{typ} \propto I_{leak}$


$\Delta v_{sig} \propto Q_{signal}$

Integration time

t_{fr1}


t_{fr2}

ADC




Pixel Array: Column select – ganged row read

High-speed




Analog read-out




& storage


Low power – only significant draw at readout edge



► Two different ways of reading out the sensor:

- ◇ **Rolling Shutter mode (see below):** array is read out row after row
 - ↳ each row is slightly shifted in time w.r.t. previous ones
- ◇ **Snap-shot mode (rather suited to imaging):** all rows read out at once
 - ↳ dead time before/during pulsing all rows and during read-out






- **High r.-o. speed, low noise, low power dissip., highly integrated signal processing architecture:**
 - ✧ analog part (charge collection, pre-amp, CDS, ...) inside pixel
 - ✧ mixed (ADC) and digital (sparsification) micro-circuits integrated inside pixel or aside of active surface

- **Optimal fabrication process:**
 - ✧ epitaxial layer thickness
 - ✧ (dark current)
 - ✧ number of metal layers
 - ✧ cost
 - ✧ yield
 - ✧ life time of process

- **Radiation Tolerance:**
 - ✧ dark current
 - ✧ doping profile
 - (✧ latch-up)


- **Room temperature operation:**
 - ✧ minimise cooling requirements
 - ✧ performances after irradiation

- **Industrial thinning procedure:**
 - ✧ minimal thickness
 - ✧ individual chips rather than wafers
 - ✧ yield



M.I.P. TRACKING PERFORMANCES:

PIXEL & CLUSTER CHARACTERISTICS, DETECTION EFFICIENCY



Several groups design CMOS sensors for charged particle tracking :

⇨ **BELLE upgrade** → **SuperBELLE:**

Univ.Hawaiï

⇨ **STAR upgrades:**

IReS/IPHC (Strasbourg)

⇨ **ILC (EUDET ⊂ E.U. FP-6):**

IReS/IPHC (Strasbourg), DAPNIA (Saclay),

LPC (Clermont), LPSC (Grenoble),


Univ.Roma-3, Univ.Bergamo, Univ. Pisa,

RAL, LBL, BNL, Univ.Oregon & Yale (SARNOF)

others (?)


⇨ **CBM (GSI):**

IReS/IPHC (Strasbourg)



R&D for Super BELLE: hits in 1st beam telescope made of
4 CAP-2 sensors exposed to 4 GeV/c π^- (KEK)




Several other groups involved in
chip characterisation & detector integration issues




Overview of Achieved Detection Performances

Several MIMOSA chips (Strasbourg et al.) tested on H.E. beams (SPS, DESY) \mapsto well established perfo. :

- $N \sim 10 e^- \mapsto S/N \gtrsim 20 - 30 \mapsto \epsilon_{det} \gtrsim 99.5\%$ • $\sigma_{sp} \sim 1.5 \mu m$ • $T_{oper.} \gtrsim 40^\circ C$
- Best performing technology: AMS 0.35 μm OPTO (11–12 μm epitaxy; 20 μm option tests in Fall'06)
- Technology without epitaxy also shown to perform well: very high S/N but large clusters (hit separation \searrow)
- Macroscopic sensors : MIMOSA-5 (1.9 x 1.7cm²; 1 Mpix), CAP-3 (0.3 x 2.1cm²; 120 kpix)



- Thinning of MIMOSA-5 to 50 μm achieved \mapsto next : 35 μm
- Radiation tolerance $\gtrsim 1$ MRad, $10^{13} e_{10 MeV}^\pm / cm^2$, $10^{12} n_{eq} / cm^2 \mapsto$ next : $\gtrsim 10^{13} n_{eq} / cm^2$
- Architecture with integrated discri. validated ($\epsilon_{det} \gtrsim 99.3\%$; fake $\lesssim 10^{-3}$) \mapsto next : integrated ADC & \emptyset
- Architecture with in-pixel memories & delayed r.o. well advanced (CAP/Hawaiï, FAPS/RAL, MIMOSA/Strasbourg...)



■ **MIMOSA sensors will equip STAR Heavy Flavour Tagger:**

- ✳ **2008: analog output, 4 ms frame r.o. time**
- ✳ **2011: digital output, $\lesssim 200 \mu s$ frame r.o. time**

▷ **similar sensors will equip EUDET (FP-6) beam telescope:**


- ✳ **2007: demonstrator with analog output**
- ✳ **2008: final device with digital output**

■ **CMOS sensors are also developed for:**

- ✳ **CBM Vertex Detector (FAIR/GSI $\gtrsim 2012$)** \mapsto R&D on MIMOSA sensors for non-ion. rad. tol. (and speed)
- ✳ **ILC Vertex Detector** \mapsto R&D in France, UK, USA, Italy, ...
- ✳ **BELLE Vertex Detector** \mapsto R&D in Hawaiï

■ **Spin-offs :**


- ✳ **Bio-medical imaging :**
 - ⊖ **photo-electron detector (MIMOSA - Photonis)**
 - ⊖ **H.E. electron microscope imager ; etc.**
- ✳ **Beam monitoring : MIMOTERA (SUCIMA / FP-5)**
- ✳ **Dosimetry**




Application to the ILC Vertex Detector

- Geometry: 5 cylindrical layers ($R=15 - 60$ mm), $\|\cos\theta\| \leq 0.90 - 0.96$
- $\sigma_{IP} = a \oplus b/p \cdot \sin^{3/2}\theta$, with $a < 5 \mu m$ and $b < 10 \mu m$ (SLD: $a = 8 \mu m$ and $b = 33 \mu m$)
- $t_{r.o.}$ (occupancy from beamstrahlung e^\pm): $\uparrow 25 \mu s$ in L0 $\uparrow 50 \mu s$ in L1 $\approx \lesssim 200 \mu s$ in L2, L3, L4


Layer	Radius (mm)	Pitch (μm)	$t_{r.o.}$ (μs)	N_{lad}	N_{pix} (10^6)	P_{diss}^{inst} (W)	P_{diss}^{mean} (W)
L0	15	20	25	20	25	<100	<5
L1	25	25	50	26	65	<130	<7
L2	37	30	<200	24	75	<100	<5
L3	48	35	<200	32	70	<110	<6
L4	60	40	<200	40	70	<125	<6
Total				142	305	<565	<29



- Ultra thin layers: $\lesssim 0.2\%$ X_0 /layer
- Very low P_{diss}^{mean} : $\ll 100$ W (\mapsto minimise cooling)
- Rad. tolerance (3 yrs): $\lesssim 3 \cdot 10^{10} n_{eq}/cm^2$ - $\lesssim 6 \cdot 10^{12} e_{10MeV}/cm^2$ (150 kRad, $2 \cdot 10^{11} n_{eq}/cm^2$)




Side view




of Detector / layer ~ 32

End view


Double layer, offset structure






INTEGRATION OF SIGNAL PROCESSING FUNCTIONNALITIES

INSIDE PIXEL OR ON SENSOR PERIPHERY




■ MIMOSA-8: TSMC 0.25 μm digital fab. process ($\lesssim 7 \mu\text{m}$ epitaxy)

- 32 // columns of 128 pixels (pitch: 25 μm)
- 4 sub-arrays featuring AC and DC coupled on-pixel voltage amplif.
- on-pixel CDS
- discriminator at end of each column



■ Detection performance with 5 GeV/c e^- beam (DESY):




▷▷ Excellent m.i.p. detection performances despite modest thickness of epitaxial layer

◇ det. eff. $\sim 99.3\%$ for fake rate of $\sim 0.1\%$

◇ discriminated cluster multiplicity $\sim 3-4$

▷▷ Archi. validated for next steps: techno. with thick epitaxy, rad. tol. pixel at T_{room} , ADC, \emptyset , etc.



▷ Fast col. // architecture (like MIMOSA-8), allowing to process signal (CDS, ADC, sparsification) during BX:
 ↪ complex, close to technology limits ↪ much design & test effort needed (but quite universal output)

▶ Alternative ↪ 2 phase μ circuit architecture exploiting beam time structure, reducing data flux:

1) charge stored (eventually sampled) inside pixel during train crossing: $O(1)$ ms

2) signal transferred and processed inbetween trains: $O(100)$ ms




▶ Different strategies of storage during train crossings:

\therefore 20 – 25 μm large pixels with $\gtrsim 20$ capacitors

↪ $\lesssim 50 \mu s$ long snapshots/capacitor


\therefore $\lesssim 5 \mu m$ large pixels with 1 capa.(hit position)

and 50 μm large pixels for hit zone selection



▷ Difficulty: are small capacitors precise enough ?

▷ Difficulty: can cluster size be $\lesssim 3$ pixels ?





Constraints on Integrated ADC

Ensure $\epsilon_{det} > 99\%$ with very few fake hits, $\sigma_{IP} \sim \text{few } \mu m$ & double hit separation

⇒ distinguish small Q deposits due to: ✖ negative Landau fluctuations (seed) ✖ pixels in cluster crown

Mimosa 9. Efficiency VS Fake




▷▷▷ ≥ 3 effective bits OK \mapsto base line: 4 – 5 bits \mapsto epitaxy thickness of final prod. techno. ????


Read-out frequency : ≥ 10 MHz / column or ≥ 20 MHz / pair of columns

Dimensions : 20–30 x 1000 μm^2 / column
or 40–60 x 1000 μm^2 / pair of columns

Power consumption : $\lesssim 0.5$ mW / column or 1 mW / pair of columns



↪ Optimised ADC architecture is still to be found out: flash, semi-flash, succ. approx., Wilkinson, ...



▶ Increase collected charge by enlarging depleted volume:


- increasing N-well potential (very limited possibilities)
- enlarging surface of N-wells inside pixels (→ increases capacitance noise)
 - ↳ use N-well to integrate P-MOS T for signal processing

▶ Ex: triple-well technology (STM 0.13 μm)

(see L.Ratti) :

▷ Buried n-channel electrode:


- ◇ Try integrating signal processing μ circuits
 - ↳ self triggered pixels (?)
- ◇ Test structures under study




▶ Ex: undepleted active pixel sensors


(see P.Rehak) :

- ▷ Pixels composed of concentric rings of n-wells:
 - ◇ Can they host P-MOS T for signal processing ?





RADIATION TOLERANCE



Neutrons of O(1 MeV) at JINR (Dubna):

irradiation with up to $10^{13} n_{eq}/cm^2$

Tests with 2 sensors ($T = +10^\circ C$)


from different fabrication processes:

◇ AMS-0.6 ($\lesssim 14 \mu m$ epitaxy)

◇ AMI-0.35 ($\sim 4 \mu m$ epitaxy)

↪ charge loss for $\lesssim 10^{12} n_{eq}/cm^2$

& modest increase of I_{leak} & noise ($\lesssim 10\%$)




AMS-0.35 OPTO ($\sim 11 \mu m$ epitaxy) ▷ S/N (MPV) vs fluence and T (tests at CERN-SPS):

Fluence	$T = -20^\circ C$	$T = 0^\circ C$
0	28.4 ± 0.2	26.3 ± 0.2
$10^{11} n_{eq}/cm^2$	25.3 ± 0.2	24.5 ± 0.4
$3 \cdot 10^{11} n_{eq}/cm^2$	—	23.0 ± 0.2
$10^{12} n_{eq}/cm^2$	18.7 ± 0.2	—

Conclusion: fluences of $\gtrsim 10^{12} n_{eq}/cm^2$ affordable
(better performances with $T < 0^\circ C$)

↪ $\epsilon_{det} \sim 99.74 \pm 0.08\%$ ($10^{12} n_{eq}/cm^2$; $T = -20^\circ C$)

▷▷ Results show that fluences $\gtrsim 1 \cdot 10^{13} n_{eq}/cm^2$ can presumably be accommodated



■ Reduce mean free path of signal e^- :


- ✧ Reduce pixel pitch (optimise w.r.t. r.o. speed)
- ✧ Improve efficiency of charge collection system (pixel design optimisation)
- ✧ Optimise operation temperature
- ✧ Investigate annealing possibilities

■ Improve S/N performance :

- ✧ Optimise pixel and r.o. architecture
- ✧ Investigate thick epitaxy techno. \mapsto AMS 0.35 OPTO "20 μm " epitaxy option
- ✧ Optimise cluster reconstruction algorithms



■ Equip each detector layer with 2 layers of sensors

- \hookrightarrow ○ 90 % detection efficiency per layer allows 99 % overall detection efficiency
 - double layer \mapsto track mini-segments from loosely selected clusters \mapsto improved detection efficiency
- ✧ Thinning sensors to ultimate thickness ($\sim 35 \mu m$) is particularly valuable
- ✧ Design mechanical support allowing double sensor layer per detector layer




► 3 major effects expected from ionising radiation:

- ◇ Shift of threshold voltages: \propto Nb(holes) created & trapped in gate oxide \propto oxide thickness
 \hookrightarrow aim for \lesssim 10 nm thick oxide (\sim the case for $\leq 0.35 \mu m$ technologies)
- ◇ Leakage current in NMOS transistors
- ◇ Leakage current in N-channel intertransistors



► Aim for short integration time and for $T \lesssim 0^\circ C$




Modified pixel design:

- removal of thick oxide nearby the N-well (against charge accumulation)
- implantation of P+ guard-ring in polysilicon around N-well (against leakage current)

Beamtest on MIMOSA11

Running conditions: +40°C, 700μs readout time




	New	After 20kRad
Standard pixel (A0 Sub 2)	↓	↓
S/N (MPV):	23.9	10.3
Det Eff [%]:	99.9	97.7
Noise [e ⁻]:	10.7	23.5

Hardened pixel (A0 Sub 1)		
S/N (MPV):	14.9	15.1
Det Eff [%]:	99.5	99.6
Noise [e ⁻]:	16.1	16.1




- Improved Tolerance to Ionising Radiation (3/3)

■ Noise performance of pixel adapted to ionising radiation : Noise (e^- ENC) vs Integration time (ms) for **Ordinary** and **Radiation Tolerant** pixels, measured at $T = -25^\circ\text{C}$, $+10^\circ\text{C}$ and $+40^\circ\text{C}$



▷▷▷ 1 MRad tolerance demonstrated (esp. at $T < 0^\circ$) ▷▷▷ Room for improvement





■ Comparison of charge collection efficiency after 10 keV X-Ray irradiation for 2 different technologies


■ MIMOSA prototypes manufactured in AMI-0.35 and AMS-0.35 OPTO
and tested with ^{55}Fe at $T = +10^\circ\text{C}$ before/after irradiation :

⊕ AMI-0.35 : 400 kRad , 3.3 ms integration time


⊕ AMS-0.35 OPTO : 1 MRad , 0.7 ms integration time



▷ AMS-0.35 OPTO sensor does not exhibit any observable drop in charge coll. efficiency after 1 MRad



- Charge loss consecutive to ionising radiation seems related to positive oxide charge build-up at Si-SiO₂ interfaces \Rightarrow relatively strong potential depleting P+ coating of N-MOS T
 - \hookrightarrow part of the signal electrons get attracted and do not reach the charge collecting diode
- The effect seems technology dependent \Rightarrow different P+ coating of N-MOS T (?)
 - \hookrightarrow not predictable (fabrication parameter)



MIMOSA-2 like


Gain: 6.4 e/ADC

LCurrent: 3.6 fA \Rightarrow 31 fA


Noise: 17 e \Rightarrow 21 e

$$I_{\text{irr}} / I_0 = 8.6$$

$$N_{\text{irr}} / N_0 = 1.2$$



SUMMARY




■ CMOS sensor technology R&D started in 1999 :

- ⇒ now assessed quite extensively → attractive tracking/vertexing performances well established
- ⇒ ~ ready to equip high precision tracking detectors (provided rad. levels and r.o. speed are not "extreme")
- ⇒ 1st detector made of CMOS sensors should be commissioned in a few years:
 - ⊖ STAR-HFT : 1) 2008, 2) 2011
 - ⊖ BELLE-VD (\lesssim 2010 ?)
 - ⊖ EUDET beam telescope : 1) 2007 2) 2008

■ Wide spectrum of CMOS sensor potential still poorly explored/exploited (e.g. integrated signal processing) :

- Strong, growing, R&D community able to undertake the challenge :
 - ⊖ ~ 10 groups involved in chip design
 - ⊖ \gtrsim 10 groups concentrating on tests and integration issues
 - ⇒ several issues poorly covered → newcomers ...
- Several demanding mid-term applications under way :
 - ⊖ ILC (~ 2015)
 - ⊖ CBM (\gtrsim 2012)
 - ⊖ etc.



■ CMOS sensor technology R&D started in 1999 :

⇒ now assessed quite extensively → attractive tracking/vertexing performances well established

⇒ ~ ready to equip high precision tracking detectors (provided rad. levels and r.o. speed are not "extreme")

⇒ 1st detector made of CMOS sensors should be commissioned in a few years:

⇔ STAR-HFT : 1) 2008, 2) 2011 ⇔ BELLE-VD (\lesssim 2010 ?) ⇔ EUDET beam telescope : 1) 2007 2) 2008

■ Wide spectrum of CMOS sensor potential still poorly explored/exploited (e.g. integrated signal processing) :

● Strong, growing, R&D community able to undertake the challenge :

⇔ ~ 10 groups involved in chip design ⇔ \gtrsim 10 groups concentrating on tests and integration issues

⇒ several issues poorly covered → newcomers ...

● Several demanding mid-term applications under way : ⇔ ILC (~ 2015) ⇔ CBM (\gtrsim 2012) ⇔ etc.

⇒ Main R&D efforts in the coming years:

◇ Fast col. // architecture with integ. ADC & sparsification ◇ Fab. proc. with feature size $< 0.25 \mu m$

◇ Charge collection systems with improved S/N ◇ Improved radiation tolerance (vs T)

◇ Complete thinning $\sim 50 \mu m$ & try $\lesssim 35 \mu m$ ▷ Trade-off: $P_{diss.} / T_{oper.} / cooling / mat.bud., \dots$

▷▷▷ Right time to combine & share knowledge & efforts (?)

↪ several spin-offs in imaging